Scalable heterostructure contacts for power-efficient logic-in-memory

Wen-Hao Chang
Nature Electronics, Published online: 19 May 2026; doi:10.1038/s41928-026-01633-0 A scalable patterning method can create atomically sharp two-dimensional metal–semiconductor junctions, providing functional electrical contacts for logic-in-memory computing.