As data transmission rates escalate across successive generations, the impact of timing jitter on the performance of high-speed systems becomes increasingly significant. Moreover, jitter is exacerbated by frequency-dependent channel characteristics as signals propagate through the interconnects. In this paper, an analytical methodology based on phase noise theory is proposed to accurately quantify the random jitter amplification factor in clock signals. To ensure the high accuracy, the proposed
